Lead Design Engineer

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

1. Proficient in Verilog coding and RTL design, data path designs,

1. Knowledge of RTL checks ex- LINT, SDC, CDC

1. Familiar with synthesis flow and timing constraints

1. Experience in writing Verilog testbench and running simulations.

1. Familiar with any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display

We’re doing work that matters. Help us solve what others can’t.